UVA 2028 Electrical Engineering
www.linkedin.com/in/robel-yaee
-
05:43
(UTC -04:00) - in/robel-yaee
Pinned Loading
-
OpenCoreX
OpenCoreX PublicMulticycle RISC-V CPU and 32-bit PIM accelerator in SystemVerilog, with verified MMIO, shared-memory integration, and matrix-vector benchmarks.
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.