Hardware-synthesizable RV32I single-cycle core in strict Verilog-2001, modeled after Harris & Harris. Implemented on Artix-7 (125 MHz) with dual-port LUTRAM regfile, zero timing violations, and an interactive schematic viewer.
fpga rtl verilog isa vivado computer-architecture gtkwave instruction-set-architecture risc-v iverilog xilinx-vivado rv32i digital-logic-design cpu-design artix-7 single-cycle-processor singlecycle-datapath singlecycle 32bitprocessor verilog-2001
-
Updated
Jul 29, 2026 - Verilog